



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/524,458	02/10/2005	Thomas Franciscus Waayers	NL02 0749 US	6330
65913	7550	04/17/2008		
NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			EXAMINER  LE, TOAN M	
			ART UNIT 2863	PAPER NUMBER
			NOTIFICATION DATE 04/17/2008	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

**Office Action Summary****Application No.**

10/524,458

**Applicant(s)**WAAYERS, THOMAS  
FRANCISCUS**Examiner**

TOAN M. LE

**Art Unit**

2863

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 21 December 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3, 11 and 12 is/are rejected.
- 7) ☒ Claim(s) 4-10 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 10 February 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

### **DETAILED ACTION**

In view of the appeal brief files on 12/21/07, PROSECUTION IS HEREBY REOPENED. A new ground of rejection is set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

(1) file a reply under 37 CFR 1.111 (if this Office Action is non-final) or a reply under 37 CFR 1.113 (if this Office Action is final); or,

(2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37 CFR 41.20 have been increased since they were previously paid, the appellant must pay the difference between the increased fees and the amount previously paid.

A Supervisory Patent Examiner (SPE) has approved of reopening prosecution by signing below:

/John E Barlow Jr./  
Supervisory Patent Examiner, Art Unit 2863

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(c) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-3 and 11-12 are rejected under 35 U.S.C. 102(c) as being anticipated by Jacobson (US Patent No. 6,499,124).

Referring to claim 1, Jacobson discloses a module comprising a functional block and a test controller for controlling the functional block in an evaluation mode of the module, the test controller comprising:

a plurality of pins including an input pin “TDI” of the input/output (IOB) (Figures 6(A), 6(B), 6(C), 8, 10-13) and an output pin “TDO” of the input/output (IOB) (Figures 6(A), 6(B), 6(C), 8, 10-13);

a first register “601(1)” (Figure 8: register 601(1) having update register “630(1)”, shift register “610(1)”) coupled between the input pin “TDI” and the output pin “TDO” for receiving a bit pattern via the input pin “TDI” and outputting the bit pattern via the output pin “TDO” (col. 7, lines 59-67 to col. 8, lines 1-31; col. 10, lines 39-67 to col. 11, lines 1-14); and

a second register “601(2)” (Figure 8: register 601(2) having update register “630(2)”, shift register “610(2)”) coupled to the first register for capturing the bit pattern responsive to an update signal (col. 7, lines 59-67 to col. 8, lines 1-31; col. 10, lines 39-67 to col. 11, lines 1-14);

characterized in that the test controller further comprises dedicated control circuitry 650-A(1)/650-A(2)/650-A(3) (“Security Circuit” in Figure 8) for blocking the update signal responsive to the bit pattern (col. 6, lines 32-67 to col. 7, lines 1-4; col. 8, lines 32-59; col. 9, lines 15-61).

As to claim 2, Jacobson discloses a module comprising a functional block and a test controller for controlling the functional block in an evaluation mode of the module, characterized in that the dedicated control circuitry comprises a first logic gate having:

a first input for receiving the update signal “676” from memory “660” (Figure 6(A));

a second input “672” (Figure 6(A)) coupled to the first register 601(1) for receiving the bit pattern; and

an output “674” (Figure 6(A)) coupled to the second register 601(2) (col. 8, lines 32-59).

Referring to claim 3, Jacobson discloses a module comprising a functional block and a test controller for controlling the functional block in an evaluation mode of the module, characterized in that the dedicated control circuitry further comprises a plurality of logic gates “Switch” (Figure 6(A)) coupled between the first register and the second input of the first logic gate for providing the second input with the bit pattern in a modified form (col. 8, lines 32-59).

As to claim 11, Jacobson discloses an electronic device comprising a plurality of modules being substantially serially interconnected in an evaluation mode through respective input pins and output pins, a module from the plurality of interconnected modules comprising a functional block and a test controller for controlling the functional block in the evaluation mode of the module, the test controller comprising:

a plurality of pins including an input pin from the respective input pins (“TDI” of the input/output (IOB) (Figures 6(A)) and an output pin from the respective output pins “TDO” of the input/output (IOB) (Figures 6(A), 6(B), 6(C), 8, 10-13);

a first register “601(1)” (Figure 8: register 601(1) having update register “630(1)”, shift register “610(1)”) coupled between the input pin “TDI” and the output pin “TDO” and the output pin for receiving a bit pattern via the input pin and outputting the bit pattern via the output pin “TDO” (col. 7, lines 59-67 to col. 8, lines 1-31; col. 10, lines 39-67 to col. 11, lines 1-14); and

a second register “601(2)” (Figure 8: register 601(2) having update register “630(2)”, shift register “610(2)”) coupled to the first register for capturing the bit pattern responsive to an update signal (col. 7, lines 59-67 to col. 8, lines 1-31; col. 10, lines 39-67 to col. 11, lines 1-14);

characterized in that the test controller further comprises dedicated control circuitry 650-A(1)/650-A(2)/650-A(3) (“Security Circuit” in Figure 8) for blocking the update signal responsive to the bit pattern (col. 6, lines 32-67 to col. 7, lines 1-4; col. 8, lines 32-59; col. 9, lines 15-61).

Referring to claim 12, Jacobson discloses an evaluation tool comprising a set of bit patterns for evaluating an electronic device as claimed in claim 11 by providing the electronic device with the set of bit patterns, characterized in that the set of bit patterns comprises a bit pattern for triggering the control circuitry to block the update signal responsive to the bit pattern (col. 6, lines 32-67 to col. 7, lines 1-4; col. 8, lines 32-59; col. 9, lines 15-61).

#### ***Allowable Subject Matter***

Claims 4-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The reason for allowance of claim 4 is the inclusion of a no-updated bypass register coupled between the input pin and the second input of the multiplexer.

The reason for allowance of claims 5-6 is they depend on allowable claim 4.

The reason for allowance of claim 7 is the inclusion of a further multiplexer, a first further register, a second further register, and a conductor coupled between the input pin and the second input of the further multiplexer.

The reason for allowance of claims 8-10 is they depend on allowable claim 7.

***Response to Arguments***

Applicant's arguments with respect to claims 1-12 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to TOAN M. LE whose telephone number is (571)272-2276. The examiner can normally be reached on Monday through Friday from 9:00 A.M. to 5:30 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Toan Le  
April 10, 2008

/John E Barlow Jr./  
Supervisory Patent Examiner, Art Unit  
2863